

International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 5, May 2015

# Analysis of Threshold Voltage in Nano-Channel Length MOSFETs

Sachin Tyagi<sup>1</sup>, Sunil Kumar<sup>2</sup>, Kumar Abhishek<sup>3</sup>

Assistant Professor, Dept. of Electronics and Communication Engineering, Roorkee College of Engineering, Roorkee, UK. India<sup>1</sup>

Scholar's Bachelor of Technology, Dept. of Electronics and Communication Engineering, Roorkee College of Engineering, Roorkee, UK, India<sup>2,3</sup>

Abstract: This paper presents the simulation results of threshold voltage for Si-based nano channel length MosFet. Simulation results will in between of 180 to 30 nm length of Si-based n-channel MosFet according to constant theory of voltage scaling. The structure of this MosFet is lightly doped drain which reduces to electric field magnitude and effect on short channel at drain region. In this paper, we analyzed the threshold voltage of these type devices and this analysis will provide some applicable limitations inside at ICs and used for basis data at VLSI Circuit design methodology.

Keywords: VLSI, MOSFE, LDD.

# 1. INTRODUCTION

In tradition feature of MOS devices is easy to be scaled down to lower dimension. Since various devices are The physical structure of devices applied in this paper is consider into the nano-dimension world, it is important to LDD(Lightly Doped Drain) structure, which has lower research on the scaling theory applied into various devices. doped drain. As a matter of fabrication a lower doped This scaling theory is used for remaining the current- region in source region sets on the beginning point of the voltage (I-V) characteristics of device, with reducing the channel. Recently, this LDD structure is used as the channel length and width at fast rate of conduction. As industrial and custom standard of fabrication due to the reducing the physical size of devices, we can integrate reduced short channel effects such as the punch-through more devices on the chip per the unit area and make its effect of MOSFET.[2] speed faster.

In this paper, we have investigated on the relation between the reduction of the threshold voltage and have high electric field and increasing hot carrier. Thus, the scaling theory. [1-3]. If reducing the size of devices, we this structure with not n<sup>+</sup> doping butn<sup>-</sup> reduces punchwill encounter unpredictable parasitic effects we do not through effect in the junction of source and drain region. want to occur in the devices. These effects are referred to short channel effects. Its effects are separated with two channel is as follows. effects, electrostatic and electro-dynamic effects. They are the threshold voltage reduction effect occurred by electric field in the electrostatic effects and speed saturation effect Here,  $V_{FB}$  is the flat band voltage,  $\phi_F$  is the fermi by carrier energy increase along to electric field magnitude and reduction of drain reverse bias voltage.

If the drain voltage is constant and the drain current begins to flow at the channel, the gate voltage is presented on the one-dimensional analysis without defined as the threshold voltage (refered to V<sub>th</sub>), and as accounting of the length of the depletion layers, it has to be scaling down the devices the  $V_{\text{th}}$  reduced. As the set of devices become a large unit, the amount of the power dissipation is increased due to large scale of the integration of these devices. Thus we may need the devices with less power dissipation and it is important to develop these devices.

We used Si-based devices owing to lower price and plenty of Si in the semiconductor materials. So we simulated Si-based n-channel MOSFET of all material devices according to the gate lengths from 180 to 30nm with the constant voltage scaling.

The enhanced model device used in this paper is Si-based N-channel MOSFET with 180nm gate length. Scaling down from 180nm gate length to 30nm by step of Here,  $Q_{d1}$ ,  $r_i$ ,  $x_{d \max}$  are the charge induced to surface 10nm is achieved with the constant voltage scaling theory inversion in the gate region, radius of junction region, and on the basis of the model device. We investigated and the width of the depletion layer. The Eq. (3) is known to be studied the operational voltage, that is, the threshold suitable to MOSFET with the 1,4m gate length. voltage of MOSFET for each gate length.

# 2. METHODOLOGY: THRESHOLD VOLTAGE OF THE DEVICES

As becoming devices of a smaller size, these

Generally, threshold voltage equation in long

$$V_{th} = V_{FB} + 2 \, | \, \phi_F \, | + \frac{| \, Q_d \, |}{C_{ox}} \, (1)$$

potential,  $Q_d$  is the charge in the depletion region, and  $C_{ox}$  is the oxide capacitance. Since the Eq. (1) is corrected as follows.

$$\begin{split} V_{th} = V_{FB} + 2 \mid \phi_F \mid + V_S + \frac{f \cdot Q_d}{C_{ox}} \\ = V_{FB} + 2 \mid \phi_F \mid + V_S + \frac{f}{Cox} \sqrt{2\varepsilon_s q Na(2 \mid \phi_F \mid + V_S - V_B)} \end{split} \tag{2}$$

Here,  $V_S$ ,  $V_B$ ,  $\varepsilon_S$ , q, and  $N_a$  are the source voltage, the substrate voltage, the permittivity of the semiconductor, the charge of an electron, and the concentration of the acceptors, respectively. *f* is as follows.

$$f = \frac{Q_{d1}}{Q_d} = 1 - \frac{r_j}{L} \left( \sqrt{\frac{1 + 2 \cdot x_d \max}{r_j}} - 1 \right) (3)$$

Copyright to IJARCCE

#### DOI 10.17148/IJARCCE.2015.45120



But in this paper, we simulated with the MOSFET under the 1µm gate length, that is, in the submicron domain. Thus, we try to induce the threshold voltage equation applicable under the  $1\mu m$  gate length.

### 3. SIMULATIONS AND DISCUSSION

As mentioned before, we simulated using the LDD structure of MOSFET, this structure is shown in Fig. 1 and simultaneously this figure shows the doping concentration of 180nm gate length device and the mesh structure. In this mesh structure, cross points are used in calculation of current, voltage, impact ionization, and so on for the whole region.



gate length.

We scaled the MOSFET on the basis of 180nm gate length device as to the constant field scaling theory, and simulated its threshold voltage in ISE-TCAD, which is a linux-based semiconductor simulating program. The doping concentrations of each region and gate oxide voltages accounting of DIBL effect, and first method thickness for each gate length are shown in the Table 1.

And the simulation has undergone in two sides. One is the simulation applied the constant scaling theory and the other is the simulation applied not the scaling theory but the gate length reduction. The doping condition of second simulation is the same as that of 180nm gate length.

The doping method of the each region is defined as the Gaussian function. The doping method of the source and drain region is applied with the lateral factor of a half of its region diffusion.

Table 1. Maximum and minimum concentrations of each region and gate oxide thickness in LDD MOSFET

Oxide thereiss in EDD WOBI E1.									
L <sub>g</sub> (nm)	Source & Drain region (cm <sup>-3</sup> )		LDD region (cm <sup>-3</sup> )	Substrate region (cm <sup>-3</sup> )	T <sub>ox</sub> (nm)				
180	MAX MIN	$5.00 \times 10^{20}$ $3.00 \times 10^{17}$	$8.00 \times 10^{19}$ $5.00 \times 10^{17}$	3.00×10 <sup>17</sup>	4.00				
170	MAX MIN	$5.61 \times 10^{20}$ 3.36×10 <sup>17</sup>	$8.97 \times 10^{19}$ 5.61×10 <sup>17</sup>	3.36×10 <sup>17</sup>	3.78				
160	MAX MIN	$6.33 \times 10^{20}$ 3.80×10 <sup>17</sup>	$1.01 \times 10^{20}$ 6.33×10 <sup>17</sup>	3.80×10 <sup>17</sup>	3.56				
150	MAX	$7.20 \times 10^{20}$ $4.32 \times 10^{17}$	$1.15 \times 10^{20}$ 7.20×10 <sup>17</sup>	4.32×10 <sup>17</sup>	3.33				
140	MAX MIN	$8.27 \times 10^{20}$ $4.96 \times 10^{17}$	$1.32 \times 10^{20}$ $8.27 \times 10^{17}$	4.96×10 <sup>17</sup>	3.11				

130	MAX	$9.59 \times 10^{20}$ 5.75 × 10 <sup>17</sup>	$1.53 \times 10^{20}$ 7.58 × 10 <sup>17</sup>	5.75×10 <sup>17</sup>	2.89
120	MAX	$1.13 \times 10^{21}$	$1.80 \times 10^{20}$	6.75×10 <sup>17</sup>	2.67
	MIN	6.75×1017	1.13×10 <sup>18</sup>		
110	MAX	$1.34 \times 10^{21}$	$2.14 \times 10^{20}$	8.03×10 <sup>17</sup>	2.44
	MIN	$8.03 \times 10^{17}$	$1.34 \times 10^{18}$		
100	MAX	$1.62 \times 10^{21}$	$2.59 \times 10^{20}$	9.72×1017	2.22
	MIN	$9.72 \times 10^{17}$	$1.62 \times 10^{18}$		
90	MAX	$2.00 \times 10^{21}$	$3.20 \times 10^{20}$	$1.20 \times 10^{18}$	2.00
	MIN	$1.20 \times 10^{18}$	$2.00 \times 10^{18}$	1120.10	2.00
80	MAX	$2.53 \times 10^{21}$	$4.05 \times 10^{20}$	1.52×10 <sup>18</sup>	1.78
	MIN	$1.52 \times 10^{10}$	$2.53 \times 10^{18}$		
70	MAX	$3.31 \times 10^{21}$	$5.29 \times 10^{20}$	1.98×10 <sup>18</sup>	1.56
	MIN	$1.98 \times 10^{18}$	$3.31 \times 10^{18}$		
60	MAX	$4.50 \times 10^{21}$	$7.20 \times 10^{20}$	2.70×10 <sup>18</sup>	1.33
	MIN	$2.70 \times 10^{13}$	$4.50 \times 10^{10}$		
50	MAX	$6.48 \times 10^{21}$	$1.04 \times 10^{21}$	3.89×10 <sup>18</sup>	1.11
	MIN	$3.89 \times 10^{10}$	$6.48 \times 10^{10}$		
40	MAX	$1.01 \times 10^{22}$	$1.62 \times 10^{21}$	$6.08 \times 10^{18}$	0.89
	MIN	$6.08 \times 10^{10}$	$1.01 \times 10^{19}$		
30	MAX	1.25×10 <sup>22</sup>	2.88×10 <sup>21</sup>	1.08×10 <sup>18</sup>	0.67
	MIN	$7.50 \times 10^{18}$	$1.80 \times 10^{19}$		

Several extraction techniques can be used to compute the threshold voltage.[4] The common methods are; 1) the regression method which consists in determining the intersection point between the  $V_{gs}$  axis and the tangent to the  $I_{ds}(V_{gs})$  curve defined at the maximum slope point, 2) the method extracting  $V_{gs}$  at  $I_{ds} = 0.1 \mu A/m$ (typical current level) and 3) extracting the intersection between the two tangents to the  $I_{ds}(V_{gs})$  curve in log scale, respectively defined at the maximum and minimum slope points.

In this paper, two methods, as mentioned are used. Second method is used in finding the threshold finding ones accounting of VDQC model(is referenced to Van Dort Quantum Correction model)[5] and body effect.

# 1. The deviation of V<sub>th</sub> taking account of DIBL effect

Figure 2 shows V<sub>th</sub> with and without DIBL effect when the drain voltage is 0.1V, 1.0V and 2.0V under the condition of the constant voltage scaling. As gate length is reducing, we know V<sub>th</sub> is higher and is affected with drain voltage. But the deviation of the curve accounting of the DIBL effect is

in the range of maximum0.03V.





Fig. 3 shows the  $V_{th}$  simulation graphs with and without DIBL effect under the condition of the gate length reduction. This result shows that as the channel length



International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 5, May 2015

reducing DIBL effect remarkably affected the V<sub>th</sub>while as investigated the drain voltage effects increase under the the results applied this model is a little different with one about 0.5µm gate length.



Fig. 3. Deviation of  $V_{th}$  taking account of DIBL effect with reducing only the gate length.

2. The deviation of  $V_{th}$  taking account of VDQC model

The scaling procedure for modern submicron devices requires both thinner oxide and higher level of channel doping. But the combination of thin oxide and high doping level results in transverse electric fields at the silicon/oxide interface, which are sufficiently large to quantize electron motion in the direction perpendicular to the interface. Taken account of this phenomenology-cal effect the van Dort model can be considered as an effective band gap widening because of confinement of minority carriers in the inversion layer. The value of this widening not, are illustrated for the gate length. The trace of the bold is given by the following expression

$$\Delta E_g = \frac{13}{9} \cdot k_{fit} \cdot F(\vec{d}) \cdot \left(\frac{\varepsilon \cdot \varepsilon_0}{4kT}\right)^{1/3} \cdot \left|\left(E_n - E_{crit}\right)\right|^{2/3} (4)$$

where  $E_n$  is the electric field normal to the Si/SiO<sub>2</sub> interface, k<sub>fit</sub> and E<sub>crit</sub> are fitting parameters. The function  $F(\vec{d})$  is defined as

$$F(\vec{d}) = \frac{2\exp(-a^{2}(\vec{r}))}{1 + \exp(-2a^{2}(\vec{r}))}$$
(5)

where  $a(\vec{r}) = l(\vec{r}) / \lambda_{ref}$  and  $l(\vec{r})$  is a distance from the point  $\vec{r}$  to the interface. The parameter  $\lambda_{ref}$  effectively

defines the region near the interface, where quantum

correction takes place. Depending on the sign of the normal electric field, band gap widening is applied to the conduction band or to the valence band. Let us suppose that  $E_n$  is positive if the electric field points outside the semiconductor. Then the band gap widening is applied to the holes (valence band correction) if  $E_n > 0$ , or to the

electrons (conduction band correction) if  $E_n < 0.[6-9]$ 





Copyright to IJARCCE

Devices was simulated with computing method the drain voltage it do not affected largely. But we applied this QC model with scaling. As shown in the Fig. 4, not applied. That is, when the gate voltage is 1V or 2V, we investigated, the difference between V<sub>th</sub>'sextracting results applied this model and those not applied is negligible, while the difference of them is not trivial when the gate voltage is 0.1V. As shown in Fig. 4(two graphs when  $V_d = 0.1V$ ), we know V<sub>th</sub> values extracted by the existing calculation method may be estimated wrong values as compared with experimental values measured in the submicron devices.



Fig. 5. Deviation of Vth takingaccount of Van Dort Quantum correction model and not accounting.

In the Fig. 5, the results, included QC model and line is similar to the result of previous scientific paper presented [10-11]. We knowV<sub>th</sub> is constant in the micron gate length but in the submicron region decreases very seriously as to the channel length reduction. The dashed line in Fig. 5 shows the simulation results applied QC model. This line is 0.07V higher than the graph included OC model.

#### 3. The deviation of $V_{th}$ taking account of the substrate voltage

Fig. 6 shows V<sub>th</sub> extracting results taking account of the body effect when the drain voltage is 0.1V in the constant scaling theory. As shown in Fig. 6,  $V_{th}$  values are about 0.2V higher in  $V_{sub} = -2V$  than in  $V_{sub} = 0V$ . The deviation of V<sub>th</sub> as to the change of the channel length is very low and the deviation as to the substrate voltage is bigger than one to channel length.



Fig. 6. Deviation of Vth as to the substrate voltage.



International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 5, May 2015

to only the gate length reduction. As shown in this figure, we know the variation of V<sub>th</sub> as to the substrate voltage affects larger than other effects simulated in this paper. Its [8] Claudio Fiegna and Antonio Abramo, "Analysis of Quantum Effects trend is resembled in that of Fig. 5.



Fig. 7. Deviation of  $V_{th}$  as to the substrate voltage.

#### 4. CONCLUSIONS

In strong inversion, one of the most important MOS parameter is the threshold voltage, which determines especially the gate voltage limit over which the device will be turned on. In the design of devices, this condition may be able to be inserted if the V<sub>th</sub> is changed. In this paper, we inspected the deviation of the  $V_{th}$  of only nano-channel MOSFET. The results simulated in this paper show the deviation of the V<sub>th</sub> for the physical size of the devices is not high. The  $V_{\scriptscriptstyle th}$  variation applied the DIBL effect, the VDQC model and the body effect is about 0.03V, 0.28V and 0.08V, respectively. Thus we know VDQC model is most affected in V<sub>th</sub> variation, and the V<sub>th</sub> variation as to DIBL effect is not very high.

There are the narrow width effect, the DIBL effect, the subthreshold characteristics, the electron-hole multiplication effect and so on in the device features with short channel. The characteristics investigated in this paper is a very small part of those effects. So we will try to study and investigate other characteristics of MOSFET with short channel. Finally, the simulated results in this paper, we think, can be used for the basis data of other ICs or VLSI fabrication.

#### REFERENCES

- [1] Dale L. Critchlow, "MOSFET Scaling-The Driver of VLSI Technology", Proceedings of the IEEE, Vol. 87. No. 4, April 1999, pp. 659-667.
- C.K. You, S.W. Ko, H.K. Jung, and K. Taniguchi, "A Study on [2] Temperature- and Field-dependent Impact Ionization Coefficient for Silicon using Monte Carlo Simulation", Proc. 25th Int. Conf. Phys. Semicond., Osaka, 2000, pp. 164-165.
- Sheng-Lyang Jang, Shau-Shen Liu and Chorng-Jye Sheu, "A Compact LDD MOSFET I-V Model Based on Nonpinned Surface Potential", IEEE Trans. Electron Devices, Vol. 45, No. 12, December 1998, pp. 2489-2498.
- [4] F.J. Garciá Sánchez, A. Ortiz-Conde, G. De Mercato, J.A. Salcedo, J.J. Liou, Y. Yue, "New simple procedure to determine the threshold voltage of MOSFETs", Solid-State Electronics, Vol. 44, 2000, pp. 673-675
- [5] M. J. Van Dort, P. H. woerlee and A. J. Walker, "A Simple Model for Ouantisation Effects in Heavily-Doped Silicon MOSFETs at Inversion Conditions", Solid-State Electronics Vol. 37, No. 3, 1994, pp. 411-414.
- [6] S.A. Hareland, S. Jallepalli, G. Chindalore, W.K. Shih, A.F. asch, Jr., and C.M. Maziar, "A Simple Models for Quantum Mechanical Effects in Hole Inversion Layers in Silicon PMOS Devices", IEEE Trans. Electron Devices, Vol. 44, No. 7, July 1997, pp. 1172-1173.

Copyright to IJARCCE

- Fig. 7 is presented the results of  $V_{\rm th}$  extracting as [7] Xiaoyan Liu, Jinfeng Kang, Xudong Guan, Ruqi Han, Yangyuan Wang, "The influence of tunneling effect and inversion layer quantization effect on threshold voltage of deep submicron MOSFETs", Solid-State Electronics, Vol 44, 2000, pp. 1435-1439.
  - in Nonuniformly Doped MOS Structures", IEEE Trans. Electron Devices, Vol. 45, No. 4, April 1998, pp. 877-880.
  - [9] Yutao Ma, Litian Liu, Zhiping Yu, Zhijian Li, "Characterization and modeling of threshold voltage shift due to quantum mechanical effects in pMOSFET", Solid-State Electronics, Vol. 44, 2000, pp. 1335-1339.
  - [10] Morikazu Tsuno, Masato Suga, Masayasu Tanaka, Kentaro Miura-Mattausch. Shibahara.Mitiko and Masataka Hirose. "Physically -Based Threshold Voltage Determination for MOSFET's of All Gate Lengths", IEEE Trans. Electron Devices, Vol. 46, No. 7, July 1999, pp. 1429-1434.
  - [11] Alexander Klös, Arno Kostka, "PREDICTIMOS-a predictive compact model of small-geometry MOSFETs for circuit simulation and device scaling calculations", Solid-State Electronics, Vol. 44, 2000, pp. 1145-1156.

#### BIOGRAPHIES



Sachin Tyagi received a Bachelor of Technology degree in Electronics and Communication Engineering from ICFAI Institute of Science and Technology, **ICFAI** University, Dehradun and Master of Technology in Electronics and Communication

Engineering from MBU, Solan. In addition to working as faculty (Assistant Professor) he is pursuing research work in Roorkee College of Engineering, Roorkee. His areas of interest include VLSI Technology and Circuit designing, Signal Processing, MIMO systems and Wireless mobile communication.



Sunil Kumar is an engineering student, specialization in Electronics and Communication Engineering. Over the past three and half year, he has worked in a wide variety of B.Tech projects. He will earn his Bachelor of Technology in 2015 through the Uttarakhand Technical

University' Dehradun. His areas of interest are to design different circuits for projects and to solve mathematical problem related to useful projects of daily life. Future aim is to be a researcher in the field of growing technology.



Kumar Abhishek is an engineering student with the specialization in Electronics and Communication Engineering. Over the past three and half year, he has worked in a wide variety of B.Tech projects. He will earn his B.Tech degreeing 2015 through the

Uttarakhand Technical University, Dehradun. His areas of interest are in the automation, Mobile computing and Information theory. His Future aim is to be a researcher in the field of growing technology and new implementation of projects.